Morden integrated circuits (VLSI) utilizes SOI-structures and SOI-MOSFETs. Such SOI - transistors have many advantages in comparison with bulk devices:
- lower drain and source capacitances and high perfomance for digital and RF-applications
- full dielectric insulation of each transistor, low leakage currents, even at high operating temperatures, no latch-up in CMOS structures
- smaller layout dimesions
- higher immunity to total dose radiation and single event upsets (SEU)

This paper presents characterization of partially-depleted A-type SOI – N-MOSFET with different channel dimensions using Sentaurus TCAD.

It is nessesary to:
- perform two-dimensional simulation of basic process flow and create three-dimensional A-type SOI - device structure with different channel length L=0.35 and 0.5 mkm)and width W=1,2,3 mkm
- perform DC-device simulation: simulate static current-voltage charactrictics (Id(Ugs), Id(Uds))
- perform AC-device simulation: simulate small-signal dependences of Current Gain (H_{21}) and Mason's Unilateral Gain versus frequency
- calculate dependences of Unity Gain Frequency (f₁) and Maximum Frequency (f_{max}) versus gate-to-source (U_{gs}) and drain-to-source (U_{ds}) voltages
- calculate dependences of device off-state leakage current (I_{d}) versus radiation dose (Dose) using device simulation

Simulation of basic DC characteristics has shown that the front gate threshold voltage is about 1V, and the back gate therhold voltage is about 90V. Simulated output current-voltage characteristics (I_d(U_{ds})) of transistors with different channel length and source width define the operating point for small-signal frequency analysys: U_{ds}=2V, U_{gs}= 1- 4V.

Simulation of AC characteristics has shown that at the bottom of the slide we can see following:
- f₁ = 24 GHz  for L=0.35 um and 17 GHz for L=0.5 um
- f_{max} = 57 GHz for L=0.35 um, and 43 GHz for L=0.5 um

So such devices can work as amplifiers at frequences higher than 2 GGz.

Next let's consider total dose effects.

It is well known, that during radiation, positive charge trapping occures in oxides of SOI-structure, changing the potential distribution and lowering the back gate threshold voltage.
In order to simulate oxide charge trapping under radiation, it is necessary to define oxide as semiconductor with oxide properties. Also user must define maximum concentration of neutral traps in oxide ($C_{\text{trap}}$). This value strongly depends on oxide fabrication conditions. For BESOI structures this value $C_{\text{trap}} \leq 3 \cdot 10^{17}$ cm$^{-3}$.

Simulation of total dose accumulation effect leakage currents of SOI-MOFSETs was carried out for 3D – structure with fixed body (the best case) and for 2D – structure with floating body (the worst case). In all transient simulations, positive drain-to source voltage rises from 0 to 2 V at first second (s). Then the irradiation was considered during 20 s. The dose rate was 100 krad/s. The maximum trap concentration in oxide ($C_{\text{trap}}$) was a parameter ($10^{17}$ – $10^{20}$ cm$^{-3}$).

It was shown the drain leakage current rises only if $C_{\text{trap}}$ is higher than $10^{18}$ cm$^{-3}$. This value is higher than $C_{\text{trap}}$ for BESOI structures. So we can consider that all our transistors, even without body contact – are radiation hard.