Static Timing Analysis Statistical Timing Analysis: From Basic Principles to State of the Art

Vladimir Todorov

Moscow-Bavarian Joint Advanced Student School 2009



1 Introduction

What is Static-Timing Analysis? From Deterministic STA to Statistical STA

2 Statistical Static-Timing Analysis

Sources of Timing Variation Impact of Variation on Circuit Delay Problem Formulation and Basic Approaches SSTA Solution Approaches Block-based SSTA

3 Conclusion

1 Introduction

What is Static-Timing Analysis? From Deterministic STA to Statistical STA

Statistical Static-Timing Analysis

Sources of Timing Variation Impact of Variation on Circuit Delay Problem Formulation and Basic Approaches SSTA Solution Approaches Block-based SSTA

Conclusion

- A tool for analysing and computing delays for digital circuits.
- Advantageous over difficult-to-construct vector-based timing simulations.
- Provides conservative analysis of the delay.
- Traditional STA is deterministic and computes the delay for specific process conditions.
- Separate analysis for each condition is ran using corner files.



• Due to process scalling accross die variations are non-negligible.



- Due to process scalling accross die variations are non-negligible.
- Fundamental weakness of DSTA is the inability to model within-die variations.



- Due to process scalling accross die variations are non-negligible.
- Fundamental weakness of DSTA is the inability to model within-die variations.
- This results in either under- or overestimation of the delay (no longer conservative).



- Due to process scalling accross die variations are non-negligible.
- Fundamental weakness of DSTA is the inability to model within-die variations.
- This results in either under- or overestimation of the delay (no longer conservative).
- Further increase in process parameters increases the runtime of DSTA



- Due to process scalling accross die variations are non-negligible.
- Fundamental weakness of DSTA is the inability to model within-die variations.
- This results in either under- or overestimation of the delay (no longer conservative).
- Further increase in process parameters increases the runtime of DSTA
- These give a rise to Statistical Static-Timing Analysis (SSTA)



Introduction

What is Static-Timing Analysis? From Deterministic STA to Statistical STA

2 Statistical Static-Timing Analysis

Sources of Timing Variation Impact of Variation on Circuit Delay Problem Formulation and Basic Approaches SSTA Solution Approaches Block-based SSTA

B Conclusion



- Model Uncertainty
- Process Uncertainty
- Environment Uncertainty





• Model Uncertainty

Inaccuracy in device models used, extraction and reduction of interconnect parasitics and timing-analysis algorithms

- Process Uncertainty
- Environment Uncertainty





Model Uncertainty

• Process Uncertainty

Uncertainty in the parameters of fabricated devices and interconnects (die-to-die and within-die)

• Environment Uncertainty





- Model Uncertainty
- Process Uncertainty
- Environment Uncertainty

Uncertainty in the operating environment of a device: temperature, operating voltage, mode of operation, lifetime wear-out





Physical Parameter Variations

Critical Dimension Oxide Thickness Channel Doping Wire Width Wire Thickness





Critical Dimension Oxide Thickness Channel Doping Wire Width Wire Thickness Saturation Current Gate Capacitance Treshold Voltage Wire Capacitance Wire Resistance









Variations are Correlated

- Physical variations are result of process variations and may be correlated as one process variation may result in many physical.
- Electrical variations are also correlated as one physical variation may result in more than one electrical variation. (Ex. *R* and *C* are negatively correlated with respect to wire width.)



Physical variations may be characterized as either deterministic or statistical.





- Follow well understood behavior.
- Predicted upfront by analyzing the design layout
- Arise due to proximity effects and chemical metal polishing.
- Deterministic treatment at later stages of the design.
- Advantageous to treat them statistically at early stages.





- Truly uncertain component of variation.
- Result from processes orthogonal to design implementation.
- Only statistics are known at design time.
- Modeled as random variables (*RVs*).





- Affect all devices on the same die in the same way.
- Result in shifts that occur from lot to lot, wafer to wafer, reticle to reticle and accross a reticle.





- Affect each device on the same die differently.
- Only caused by within reticle variations in the confines of a single chip layout
- Divided into correlated and independent variations.





- Processes that cause within die variation change gradually with position
- Affect closely spaced devices in similar manner (these exhibit similar characteristics)
- Referred to as Spatially Correlated Variation.





- The residual variability of a device that is statistically independent of all other devices
- Increasing effect with continued process scalling.
- Examples are line-edge roughtness and random-dopant fluctuations.





Single Path Delay



- Gates connected in series with delay probabilities P_i
- \bullet Delays-normally distributed and independent with mean μ and variance σ^2



Single Path Delay



- Gates connected in series with delay probabilities P_i
- \bullet Delays-normally distributed and independent with mean μ and variance σ^2
- The total delay distribution results in the sum of the distributions on the path

$$\sum_{i=1}^{n} \mathcal{N}(\mu, \sigma^{2}) = \mathcal{N}\left(\sum_{i=1}^{n} \mu, \sum_{i=1}^{n} \sigma^{2}\right) = \mathcal{N}(n\mu, n\sigma^{2})$$



Single Path Delay



- Gates connected in series with delay probabilities P_i
- \bullet Delays-normally distributed and independent with mean μ and variance σ^2
- The total delay distribution results in the sum of the distributions on the path

$$\sum_{i=1}^{n} \mathcal{N}(\mu, \sigma^{2}) = \mathcal{N}\left(\sum_{i=1}^{n} \mu, \sum_{i=1}^{n} \sigma^{2}\right) = \mathcal{N}(n\mu, n\sigma^{2})$$

• Which results in total coefficient of variation

$$\left(\frac{\sigma}{\mu}\right)_{path} = \frac{\sqrt{n\sigma^2}}{n\mu} = \frac{1}{\sqrt{n}} \left(\frac{\sigma}{\mu}\right)_{gate}$$

Single Path Delay



- Gates connected in series with delay probabilities P_i
- Delays-normally distributed and correlated with mean $\mu,$ variance σ^2 and correlation coefficient ρ



Single Path Delay



- Gates connected in series with delay probabilities P_i
- Delays-normally distributed and correlated with mean $\mu,$ variance σ^2 and correlation coefficient ρ
- The total delay distribution results in the sum of the distributions on the path

$$\mu_{path} = n\mu$$

$$\sigma_{path}^2 = \sum_{i=1}^n \sigma^2 + 2\rho \sum_{i=1}^n \sum_{j>i}^n \sigma_i \sigma_j = n\sigma^2 (1 + \rho(n-1))$$



Single Path Delay



- Gates connected in series with delay probabilities P_i
- Delays-normally distributed and correlated with mean $\mu,$ variance σ^2 and correlation coefficient ρ
- The total delay distribution results in the sum of the distributions on the path

$$\mu_{path} = n\mu$$

$$\sigma_{path}^{2} = \sum_{i=1}^{n} \sigma^{2} + 2\rho \sum_{i=1}^{n} \sum_{j>i}^{n} \sigma_{i}\sigma_{j} = n\sigma^{2}(1 + \rho(n-1))$$

• Which results in total coefficient of variation

$$\left(\frac{\sigma}{\mu}\right)_{path} = \frac{\sqrt{n\sigma^2(1+\rho(n-1))}}{n\mu} = \sqrt{\frac{1+\rho(n-1)}{n}} \left(\frac{\sigma}{\mu}\right)_{gate} \prod \prod_{i=1}^{n} \prod_{j=1}^{n} \prod_{i=1}^{n} \prod_{j=1}^{n} \prod$$

Vladimir Todorov (MB-JASS 2009)

Maximum Delay of Multiple Paths

- Two paths with equal delay distributions
- Three cases are considered:
 - $\rho = 0$
 - $\rho = 0.5$
 - $\rho = 1$
- The independent case overestimates the delay



Impact of Assumptions

- The independent assumption will underestimate the spread of single path delay and will overestimate the maximum of delay of multiple paths.
- The correlated assumption will overestimate the spread of single path delay and will underestimate the maximum delay of multiple paths.
- Assumptions may be based on circuit topology.



• DAG
$$G = \{N, E, n_s, n_f\}$$

- *N* set of nodes (in/out pins)
- *E* set of edges with weights *d_i*
- n_s , n_f source and sink
- If *d_i* are RVs then the total delay is RV as well



Figure taken from the original paper Static-Timing Analysis: From Basic Principles to State of the Art



• DAG
$$G = \{N, E, n_s, n_f\}$$

- *N* set of nodes (in/out pins)
- *E* set of edges with weights *d_i*
- n_s , n_f source and sink
- If *d_i* are RVs then the total delay is RV as well



Figure taken from the original paper Static-Timing Analysis: From Basic Principles to State of the Art



• DAG
$$G = \{N, E, n_s, n_f\}$$

- *N* set of nodes (in/out pins)
- *E* set of edges with weights *d_i*
- n_s , n_f source and sink
- If d_i are RVs then the total delay is RV as well

Definition:

Let p_i be a path of ordered edges from source to sink in G. Let $D_i = \sum^k d_{ij}$ be the path length of p_i . Then $D_{max} = max(D_1, \dots, D_i, \dots, D_n)$ is referred as the SSTA problem of the circuit.



Figure taken from the original paper Static-Timing Analysis: From Basic Principles to State of the Art





Figure taken from the original paper Static-Timing Analysis: From Basic Principles to State of the Art

- Topological Correlation
 - Caused by reconvergent paths
 - Complicates the *max*(...)





- Topological Correlation
 - Caused by reconvergent paths
 - Complicates the max(...)
- Spatial Correlation
 - Due to device proximity
 - How to model gate delays and arrival times in order to express the parameter correlation?
 - How to propagate and preserve the correlation information?





• Nonnormal Process Parameters and Non-linear Delay Models

- Nonnormal physical variations exist.
- Dependence of electrical parameters can be nonlinear.
- Due to reduction of geometries linear assumption no longer applies.



• Nonnormal Process Parameters and Non-linear Delay Models

- Nonnormal physical variations exist.
- Dependence of electrical parameters can be nonlinear.
- Due to reduction of geometries linear assumption no longer applies.
- Skewness due to Maximum Operation
 - Maximum operation is nonlinear, hence
 - Normal arrival times will result in nonnormal delay
 - Maximum operation which can operate on nonnormal delays is desired
 - Simply ignoring the skewness introduces error



Skewness due to Maximal Operation



Two arrival times with same mean, but different variance result in a positively skewed maximum delay.



Skewness due to Maximal Operation



Identically distributed arrival times result in slightly positively skewed distribution.



Skewness due to Maximal Operation



The maximum can safely be assumed to be the distribution with the greater mean.



- Numerical Integration
 - Most general
 - Computationally expensive
- Monte Carlo Methods
 - Statistical sampling of the sample space
 - Perform deterministic computation for each sample
 - Agregate these results into a final result
- Probabilistic Analysis Methods
 - Path-based Approach
 - Block-based Approach



Probabilistic Analysis Methods

Path-based Approach

How it works...

- Set of likely to become critical paths
- Compute the delay for each path
- Perform a statistical maximum

Block-based Approach

How it works...

- For all fan-in edges the edge delay is added to the arrival time at the source node
- Given the resulting times the final arrival time at the node is computed using maximum operation
- Propagates exactly 2 arrival times(rise and fall)

Probabilistic Analysis Methods

Path-based Approach

How it works...

- Set of likely to become critical paths
- Compute the delay for each path
- Perform a statistical maximum

Problems...

- Difficult to construct set of suitable paths
- High computational efforts for balanced circuits

Block-based Approach

How it works...

- For all fan-in edges the edge delay is added to the arrival time at the source node
- Given the resulting times the final arrival time at the node is computed using maximum operation
- Propagates exactly 2 arrival times(rise and fall)



Vladimir Todorov (MB-JASS 2009)

Propagation of Sampled and Renormalized Distributions

- Computed using discrete sum and maximum
- Summation is done by combining multiple shifted values of the delay

$$z = x + y$$

$$z = max(x, y)$$

 $f_z(t) = F_x(au < t)f_y(t) + F_y(au < t)f_x(t)$



Propagation of Sampled and Renormalized Distributions

- Computed using discrete sum and maximum
- Summation is done by combining multiple shifted values of the delay

$$f_z(t) = f_x(1)f_y(t-1) + f_x(2)f_y(t-2) + \cdots + f_z(n)f_y(t-n)$$

$$z = max(x, y)$$
$$f_z(t) = F_x(\tau < t)f_y(t) + F_y(\tau < t)f_x(t)$$



Propagation of Sampled and Renormalized Distributions

- Computed using discrete sum and maximum
- Summation is done by combining multiple shifted values of the delay

$$f_z(t) = \sum_{i=-\infty}^{\infty} f_x(i) f_y(t-i)$$

$$z = max(x, y)$$

$$f_z(t) = F_x(\tau < t)f_y(t) + F_y(\tau < t)f_x(t)$$



Propagation of Sampled and Renormalized Distributions

- Computed using discrete sum and maximum
- Summation is done by combining multiple shifted values of the delay

$$f_z(t) = \sum_{i=-\infty}^{\infty} f_x(i) f_y(t-i) = f_x(t) * f_y(t)$$

$$z = max(x, y)$$
$$f_z(t) = F_x(\tau < t)f_y(t) + F_y(\tau < t)f_x(t)$$





Super-Gate

- Statistically independent inputs
- Single fan-out
- Separate propagation of discrete events (enumeration) $\in O(c^n)$
- Ignoring Topological Correlations
 - Exists a pdf Q(t) which upper-bounds P(t) for all t
 - Results in pessimistic analysis
 - Original P(t) can be approximated by upper and lower bounds



Correlation Models (Parameter Space)

Grid Model

- Divide the die by a square grid
- Each square corresponds to a group of fully correlated devices
- Each square is a RV and is correlated to all other squares
- Construct a new set of RVs by whitening
- Express the old set as a linear combination of the new one

RV		



Correlation Models (Parameter Space)

Quadtree Model

- Recursively divide the die area into 4
- Each partition is assigned to an independent RV
- Express the correlation variation by summing the RV of the gate with the ones from higher levels
- Correlation arises from sharing RVs on higher levels

0.1					
1.1		1.2			
1.3		1.4			
2.1	2.2	2.5	2.6		
2.3	2.4	2.7	2.8		
2.9	210	213	2.14		
2.11	2.12	2.15	2.16		



• Canonical form of the delay

$$d_{\mathsf{a}} = \mu_{\mathsf{a}} + \sum_{i}^{n} a_i z_i + a_{n+1} R$$



• Canonical form of the delay

$$d_{a} = \mu_{a} + \sum_{i}^{n} a_{i} z_{i} + a_{n+1} R$$

• Express the sum in a canonical form

$$C = A + B$$

$$\mu_c = \mu_a + \mu_b$$

$$c_i = a_i + b_i \text{ for } 1 \le i \le n$$

$$c_{n+1} = \sqrt{a_{n+1}^2 + b_{n+1}^2}$$



Vladimir Todorov (MB-JASS 2009)

• Express the maxium in a canonical form

 $1\,$ Compute variance and covariance of A and B

$$\sigma_a^2 = \sum_i^n a_i^2 \quad \sigma_b^2 = \sum_i^n b_i^2 \quad r = \sum_i^n a_i b_i$$



• Express the maxium in a canonical form

1 Compute variance and covariance of A and B

$$\sigma_a^2 = \sum_i^n a_i^2 \quad \sigma_b^2 = \sum_i^n b_i^2 \quad r = \sum_i^n a_i b_i$$

2 Compute the tightness probability $T_A = Pr(A > B)$

$$T_{A} = \Phi\left(\frac{\mu_{a} - \mu_{b}}{\theta}\right)$$
$$\Phi(x') = \int_{-\infty}^{x'} \phi(x) dx$$
$$\phi(x) = \frac{1}{\sqrt{2\pi}} \exp^{-\frac{x^{2}}{2}}$$
$$\theta = \sqrt{\sigma_{a}^{2} + \sigma_{b}^{2} - 2r}$$



Vladimir Todorov (MB-JASS 2009)

3 Compute mean and variance of C = max(A, B)

$$\mu_{c} = \mu_{a} T_{A} + \mu_{b} (1 - T_{A}) + \theta \phi \left(\frac{\mu_{a} - \mu_{b}}{\theta}\right)$$
$$\sigma_{c}^{2} = (\mu_{a} + \sigma_{a}^{2}) T_{A} + (\mu_{b} + \sigma_{b}^{2})(1 - T_{A}) + (\mu_{a} + \mu_{b}) \theta \phi \left(\frac{\mu_{a} - \mu_{b}}{\theta}\right) - \mu_{c}^{2}$$



3 Compute mean and variance of C = max(A, B)

$$\mu_{c} = \mu_{a} T_{A} + \mu_{b} (1 - T_{A}) + \theta \phi \left(\frac{\mu_{a} - \mu_{b}}{\theta}\right)$$
$$\sigma_{c}^{2} = (\mu_{a} + \sigma_{a}^{2}) T_{A} + (\mu_{b} + \sigma_{b}^{2})(1 - T_{A}) + (\mu_{a} + \mu_{b}) \theta \phi \left(\frac{\mu_{a} - \mu_{b}}{\theta}\right) - \mu_{c}^{2}$$

4 Compute sensitivity coefficients c_i

$$c_i = a_i T_A + b_i (1 - T_A)$$
 for $1 \le i \le n$



3 Compute mean and variance of C = max(A, B)

$$\mu_{c} = \mu_{a} T_{A} + \mu_{b} (1 - T_{A}) + \theta \phi \left(\frac{\mu_{a} - \mu_{b}}{\theta}\right)$$
$$\sigma_{c}^{2} = (\mu_{a} + \sigma_{a}^{2}) T_{A} + (\mu_{b} + \sigma_{b}^{2})(1 - T_{A}) + (\mu_{a} + \mu_{b}) \theta \phi \left(\frac{\mu_{a} - \mu_{b}}{\theta}\right) - \mu_{c}^{2}$$

4 Compute sensitivity coefficients c_i

$$c_i = a_i T_A + b_i (1 - T_A)$$
 for $1 \le i \le n$

5 Compute c_{n+1} of C_{approx} to get a consistent estimate

26 / 31

March 19, 2009

- C_{approx} is only approximation and is not conservative
- Therefore, by the use of the relationship

$$max\left(\sum_{i}^{n}a_{i},\sum_{i}^{n}b_{i}
ight)\leq\sum_{i}^{n}max(a_{i},b_{i})$$

• C_{bound} can be constructed which is conservative

$$\mu_{c} = max(\mu_{a}, \mu_{b})$$
 $c_{bound_{i}} = max(a_{i}, b_{i})$



Nonlinear and Nonnormal Approaches

• Nonlinear device dependencies

$$d_a = \mu_a + \sum_{i}^{n} a_i z_i + \sum_{i=1}^{n} \sum_{j=1}^{n} \mathbf{b}_{ij} \mathbf{z}_i \mathbf{z}_j + a_{n+1} R$$

Nonnormal physical or electrical variations

$$d_{a} = \mu_{a} + \sum_{i}^{n} a_{i} z_{i} + \sum_{j}^{m} \mathbf{a}_{n+j} \mathbf{z}_{n+j} + a_{n+m+1} R$$

Generalized in

$$d_a = \mu_a + \sum_{i}^{n} a_i z_i + \mathbf{f}(\mathbf{z}_{\mathbf{n+1}}, \dots, \mathbf{z}_{\mathbf{n+m}}) + a_{n+1}R$$

Handled by numerical computations and tightness probabilities <a>T

Introduction

What is Static-Timing Analysis? From Deterministic STA to Statistical STA

Statistical Static-Timing Analysis

Sources of Timing Variation Impact of Variation on Circuit Delay Problem Formulation and Basic Approaches SSTA Solution Approaches Block-based SSTA

3 Conclusion

- SSTA has gained excessive interest in recent years
- Currently a number of commercial efforts are underway
- However, state-of-the-art SSTA does not address many of the issues taken for granted in DSTA
 - Coupling noise
 - Clock issues
 - Complex delay modelling
- SSTA must move beyound analysis into optimization



Discussion

. . .

