Low Voltage Bandgap References and High PSRR Mechanism

Vahe Arakelyan 2nd year Master Student Synopsys Armenia Educational Department, State Engineering University of Armenia

> Moscow March 21-24, 2011






Outline

- The Necessity of Bandgap Reference
- Zener Diode References
- Enhancement and Depletion Reference
- Bandgap Reference Approach
- Implementation Using Bipolar/MOS Devices
- High PSRR Mechanism
- Simulation Results
- Conclusion






The Necessity of Bandgap Reference



BGR is an important part of analog and mixed signal integrated circuits






Requirements

- Supply and Process-independent biasing
- Well defined behavior with temperature PVT independence
- Output noise
- Output inpedance
- Power dissipation






Zener Diode References








Enhancement and Depletion Reference






$$Vref = VGSE - VGSD = VTE + \sqrt{\frac{ID}{KE}} - VTD - \sqrt{\frac{ID}{KD}}$$

$$\mathbf{I}_{\mathrm{D}} = \mathbf{f}(\mathbf{T}), \ K_E = \mu_E C_{ox} \frac{W}{L} = \mu_E(T) C_{ox} \frac{W}{L}$$




Bandgap Reference Approach



Complimentar to Absolute Temperature CTAT


Forward-biased base-emitter junction of a bipolar transistor has an I-V relationship given by







Proportional to Absolute Temperature PTAT








CMOS Bandgap Reference

Bandgap reference : Vref = VBE + K VT

 $\partial V_{BE}/\partial T \approx -1.5 \text{ mV/}^{\circ}\text{K}$ $\partial V_T/\partial T \approx +0.087 \text{ mV/}^{\circ}\text{K}$ $V_{REF} \approx V_{BE} + 17.2V_T$




 $V_{BE1} = RI + V_{BE2}$ $RI = V_{BE1} - V_{BE2} = V_T \ln n$ $V_{o2} = R I + V_{BE2}$ $= V_T \cdot \ln n + V_{BE2}$





CMOS Bandgap Reference Circuit








Comparison of the Three Reference Approaches

- Breakdown voltage of a zener diode is typically larger than the power supplies used in modern circuits
- In most CMOS circuits depletion transistors are not typically available
- Available in both bipolar and CMOS technologies






Implementation Using Bipolar Devices



- Transistors Q1 and Q2 produce PTAT voltages across the resistors R3 and R2.
- Q3 drives the output to a voltage which is the sum of its VBE and the voltage across R2.
- When the output voltage is set to approximately the **bandgap voltage of silicon**, the voltage across **R2** will compensate the temperature coefficient of **VBE**, and the output voltage will have a **low TC**.



Compatibility with CMOS Technology




"parasitic" substrate PNP transistor available in any CMOS technology





Startup Circuit




- The BGR may settle at the power-on in stable operation point where the positive and negative input of the operational amplifier are at the ground potential
- This unwanted condition is avoided by the startup circuit

SYNOPSYS°



PSRR




Power Supply Rejection Ratio (PSRR)

Bandgap core is supplied from a current source instead of voltage supply to have less dependency on power supply



SYNOPSYS°

High PSRR Mechanism




SYNOPSYS[®]

High PSRR is obtained by applying these strategies

- The bandgap core must supplied from regulated voltage made with a feedback loop
 - The current reference
 that supplies the
 bandgap core designed
 wideband to have high
 PSRR, because the
 PSRR of this block is
 proportional to gain and
 bandwidth of Operational
 Amplifier



Implemented Circuit






SYNOPSYS°







Temperature Dependence



Simulation Results

28nm technology

- TT Typical case 1.8V 25 ° C
- SS Worst case 1.62V 125 ° C
- FF Best case 1.98V -40 ° C


Deviation (from above) = Vmax – Vnom/Vtyp=0.302 – 0.3 / 0.3 = 0.6%

Deviation (from below) = Vtyp – Vmin/Vtyp=0.3 – 0.296/ 0.3 = -1.33%





PSRR for implemented circuit (1)





PSRR for implemented circuit (2)


PSRR = 20 lg n

	1MHz	10MHz
ΤT	-68.9	-25.5
SS	-51.6	-40.5
FF	-54.2	-54.5





Power Up and Power Down





Conclusion

Implemented 28nm 0.3V CMOS bandgap reference

The Performance of the Bandgap Circuit

Parameter	Measured
Supply Voltage Range	1.8 V +/- 10%
Vref	0.3 V
Vref Variation	+/- 1.45
Temperature Range	-40º C - 125º C
Vref	0.3 V
Vref Variation	+/- 1.33
PSRR	1-1GHz
Power Supply Rejection	Up to 70db 1Meg Up to 30db 10Meg









